Abstract-The qualification of a technology needs rigorous and numerous stress experiments to attest of a high level of reliability. Low frequency noise measurements are known as an effective characterization method for the evaluation of device reliability. This technique is usually applied on the drain current spectral density, but it is now largely accepted that the gate access is a major reliability indicator. Moreover, devices featuring slight differences in their drain current noise can be subjected to strong differences on their gate leakage currents, and as a consequence on the current low frequency noise (LFN). In the present work, LFN measurements are investigated on the gate and drain currents of two sets of AlGaN/GaN high electron mobility transistors (HEMTs) with high and low gate leakage currents. It is demonstrated that devices featuring weak differences on their drain current can be subjected to strong differences on their gate leakage signatures: moreover, it is found that the high leakage current can generate numerous traps under the gated zone of the transistor, leading to a change of the intrinsic tuning voltage and by consequence of the number of carriers, thus explaining the reduction on the drain current. The transistors show a difference of 3 to 4 decades on their gate current noise and a negligible shift of 20% on their drain current noise. The large variations on the gate LFN signatures between the two sets of devices, and the induced charges for the leaky devices can probably be related with large differences on the expected lifetimes for the devices under test.
INTRODUCTION
GaN technologies are pointed out as promising candidates for high power [1, 2] , high frequency, high breakdown voltages [3, 4] and low noise circuits and systems. At this day, AlGaN/GaN high electron mobility transistors (HEMTs) still suffer of weak robustness against stresses if used at their DC-RF electrical limits [5] [6] [7] [8] . The limiting mechanisms must thus be studied to propose stronger reliable technologies and to push the limits for longer operating times. If electrical characterizations represent a first order parameter to consider for qualifying a process, low frequency noise (LFN) measurements are helpful for getting deeper information about the nature of the defects and their evolution before and after application of the stress [9, 10] , as far as it is a non destructive technique. In this paper, gate and drain noise current spectral densities (respectively S IG and S ID ) are investigated on AlGaN/GaN HEMTs featuring high (T1) and low (T2) gate leakage currents. As the gate access is recognized to be the place around which many defects appear during the application of different stresses, therefore the next study is essentially focused on the gate leakage current I G and to its noise spectral densities S IG . On the other hand, as S ID is associated to the noise between drain and source, it can be investigated to design low noise non-linear devices for applications such as mixers or low noise oscillators [11, 12] . The spectra will be presented to demonstrate the absence of correlation between the two LFN measurements related to the gate current and to the channel current.
The paper is organized as follows. In section II, we describe the technological parameters of the devices structures. In the same section, the experimental conditions are also mentioned followed by the electrical characterizations. Sections III and IV report on the gate and drain LFN measurements respectively for leaky and non-leaky devices. Section V sets the conclusions drawn from the study.
II. DEVICES UNDER TEST AND EXPERIMENTAL CONDITIONS

A. Devices under test
The AlGaN/GaN HEMTs under test are fabricated at United Monolithic Semiconductors (UMS) [13] . They are grown on SiC substrate and feature 18% of Al content. The surface is SiN passivated and the Schottky contact is formed by deposition of Ni/Pt/Au transition metals. The devices feature four gate fingers (4x400µmx0.5µm) as shown in Fig. 1 . The set selected from the same wafer is composed of devices presenting high gate leakage currents (T1 with an I G of 855 µA/mm at V DS =50V and V GS =-7V) and low gate leakage currents (T2 with an I G of 265 µA/mm under same biasing conditions).
B. Experimental conditions and electrical characterization
DC current voltage measurements are performed using an Agilent 4156C at room temperature. Fig. 2 shows IG(VGS) characteristics of the Schottky diode (open drain) and of the transistor when VDS is biased from 0 to 8V. A similar trend to that of the Schottky diode is obtained when the device is shorted at the drain access (with a slight increase on I G ). This study focuses on the two extreme I G plots extracted from our measurements (the diode alone and the transistor mode at V DS =8V). A difference in the gate leakage current is observed between T1 and T2. Fig. 3 illustrates the I D (V DS ) DC measurements. The difference noticed on the drain currents of T1 and T2 remains weak in comparison with their gate currents, but it is important to take it into account. Thus, no significant difference is noticed between T1 and T2 on their drain current (DC and pulsed measurements), and it could be easily assumed that T1 and T2 could be independently used for a given application (see also S ID in section IV) if only the drain current is considered.
The LFN measurements are performed at room temperature in the frequency range of 1Hz to 100kHz using Model 5182 transimpedance amplifier for the gate current noise measurements (the conversion gain is set to 10 6 V/A). A Model 5184 voltage amplifier is also used for the drain current noise measurements. To reduce interferences with the external environment, the measurements are carried out in a shielded room. The amplifiers are connected to HP89410A vector signal analyzer and to a computer program to monitor and collect the results.
The gate current noise measurements are carried out under reverse biases on the Schottky diode (open drain configuration) and when the transistor is biased at V DS =8V. On the other hand, drain current noise measurements are also performed under constant V GS and when V DS varies in saturated region (5V≤V DS ≤8V).
III. GATE CURRENT LFN CHARACTERIZATION
The gate noise current measurements performed on T1 and T2 are presented in Fig. 4 as follows: Fig. 4a and 4b show the measurements carried out on the Schottky diodes and on the transistor at V DS =8V respectively for T1 and T2.
The non-leaky device T2 features almost the same scattering of the spectra than for T1 when considering the common biasing range (approximately 2 decades). However, it is found that a difference of more than four decades is noticeable between the gate noise current densities of T1 and T2: this is relevant with the difference found on DC leakage currents from Fig. 2 (more than 2 decades at V GS =-2V, -3V, -5V). Moreover, the noise evolution of T2 non-leaky device follows a 1/f behavior while T1 spectra are mainly composed by numerous generation-recombination (GR) centers (mainly in the lower frequency band), that mask the 1/f noise source. At first, this reveals a large number of traps and defects directly related to the degradation of the leakage current for T1 device. The results reveal the strong difference on the gate access between the two devices: the current leakage kinetic is also of different nature between T1 and T2 as the electrons are neither subjected to the same mechanism nor following the same conduction path (leakage current between gate and source). As the gate Schottky pad controls the carriers flowing in the channel between source and drain, the gate stability and conduction mechanisms are of prime importance to assess the reliability of a technology. The drain noise current spectral densities are presented in the next section. 
IV. DRAIN CURRENT LFN CHARACTERIZATION
As the drain current and drain LFN spectra are the first parameters to consider for non linear applications such as VCO, mixer, etc., the study of S ID can be used to design low noise non-linear circuits. Fig. 5 shows the drain current noise measurements normalized versus the drain current (S ID /I D ) for T1 and T2 at (V GS =-1.3V, V DS =5V) and (V GS =-1.3V, V DS =8V). From the gate current noise measurements, it is noticeable that more GR centers are masking the 1/f behavior of T1 in comparison with T2 spectra. These GR centers have a strong impact on the trapping mechanisms of the carriers: the presence of these traps are clearly evidenced by the presence of GR centers in the lower frequency band (below 100Hz) more pronounced for the leaky device than for the non leaky devices. Even if no correlation has been found between S IG and S ID spectra, it is noticeable that leaky devices present higher number of charges (as shown in Fig. 4 ) in the vicinity of the gate (surface and volume charges). . Moreover, when the biasing changes from V DS =5V to V DS =8V (constant I DS , devices are quasi thermally stable), the space charge region evolves for both T1 and T2, and charges can be created between gate and drain terminals. The bias dependant charge variation under the gated zone and between gate and drain of the two types of devices can be the cause of an intrinsic modification of the gate control of the carriers (Schottky diode) [14, 15] . As a consequence of a higher number of charges close to the gate controlled-zone, the drain current I DS is reduced by 13% for the leaky devices (positive charges are located beneath the gate metallization whereas negative charges are positioned on the opposite side at the AlGaN/GaN interface). This phenomenon is observed on the DC and pulsed I DS -V DS characteristics as well as on S ID /I D LFN measurements for T1 and T2. When considering the normalized drain current noise spectral density in Fig. 5 , leaky and non-leaky devices feature almost the same normalized noise level for frequencies above 100Hz, whereas the noise behavior in the lower frequency band largely differs between these two sets of devices. Once again, the traps involved between 1Hz-100Hz can be associated with a higher density of charges for the leaky device under the gated zone (with time constants ranging from 5ms to few seconds, also revealed by transient measurements). Fig. 6 presents the drain noise current measurements carried out on and T2 at constant V DS of 7V when V GS varies from -1.9 to -1.3V by step of 0.3V; It can be assumed that the device is sensitive to the thermal steady state of the channel as first order considerations (P DC =V DS .I DS ) . Similar trends and noise levels are found for T1 and T2 devices. The GR centers extracted between 10Hz and 1 kHz are thermally activated (as shown in Fig. 6) ; the time constant of the involved traps decrease when the temperature increases (using a first order assumption considering the temperature to be proportional to P DC =I D .V DS ). Table 2 synthesizes the drain current values from the LFN measurements extracted at constant V DS of 7V and when V GS varies from -1.9V to -1.3V for T1 and T2. Lastly, the only drain current analysis (DC, pulsed or LFN) is not convenient to evidence a possible evolution of the gate controlled charges in the 2DEG (as a consequence of the gate access evolution versus stress).
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V. CONCLUSION
The paper presents a synthesis of gate and drain LFN measurements on two devices from two sets of samples featuring high and low gate leakage currents. A strong difference is revealed on the gate and drain current values between the leaky and non-leaky devices, hence on their LFN signatures, butno correlation is measured between S IG and S ID even for leaky devices. The device featuring high leakage current (T2) shows a decrease on its drain current, as a consequence of a more pronounced change in the effective barrier height for the leaky device due to the presence of a larger quantity of charges under the gated zone (revealed by S IG spectra). The drain current reduction is thus attributed to gate related charges that tune the number of carriers in the channel.
The results highlight on the impact of the gate leakage current on the drain current: the mastering of the gate in order to reduce the leakage current is a key point both for getting high drain current levels and for limiting some stress induced mechanisms leading to a reduction of the lifetime of the devices.
